TOSHIBA Bi-CD Integrated Circuit Silicon Monolithic

# TB6633FNG

3-Phase Full-Wave PWM Driver for Sensorless DC Motors

The TB6633FNG is a three-phase full-wave PWM driver for sensorless brushless DC (BLDC) motors. It controls motor rotation speed by changing the PWM duty cycle, based on the voltage of an analo control input.

### Features


- Sensorless drive in three-phase full-wave mode
- PWM chopper control
- Controls the PWM duty cycle based on an analog input (7-bit ADC)
- Output current: IOUT = 0.6 A typ. (1 A max)
- Power supply: VM = 4.5 V to 22 V (25 V max)
- Forward and reverse rotation
- Lead angle control (0°, 15° and 30°)
- Overlapping commutation (120°, 135° and 150°)
- Selectable duty cycle modulation period upon state transitions of phase signals
- Rotation speed detecting signal (FG\_OUT)
- Adjustable startup settings
- Forced commutation frequency control ( $f_{osc}/(6 \times 2^{17})$ ,  $f_{osc}/(6 \times 2^{18})$  and  $f_{osc}/(6 \times 2^{19})$ )
- Selectable PWM frequency
- Restart feature
- Overcurrent protection (ISD)
- Thermal shutdown (TSD)
- Undervoltage lockout (LVD)
- Current limiter
- Short brake control

Note1:8 pin (RS) of this product is sensitive to electrostatic discharge. When handling this product, protect the environment to avoid electrostatic discharge.


Note2: The following conditions apply to solderability:

About solderability, following conditions were confirmed

- (1) Use of Sn-37Pb solder Bath
  - solder bath temperature: 230°C
  - dipping time: 5 seconds
  - the number of times: once
  - use of R-type flux
- (2) Use of Sn-3.0Ag-0.5Cu solder Bath
  - solder bath temperature: 245°C
  - dipping time: 5 seconds
  - the number of times: once
  - use of R-type flux



### **Pin Assignment**



### **Pin Description**

Pin No.	Symbol	I/O	Description
1	VM		Motor power supply pin
2	FPWM	I	$ \begin{array}{ll} \mbox{PWM frequency (f_{PWM}) select input (This pin has a pull-down resistor.)} \\ \mbox{High} & : f_{PWM} \simeq f_{osc}/128 & Example) & f_{PWM} \simeq 40 \ \mbox{kHz} @ f_{osc} = 5.1 \ \mbox{MHz} \\ \mbox{Low, Open} & : f_{PWM} \simeq f_{osc}/256 & Example) & f_{PWM} \simeq 20 \ \mbox{kHz} @ f_{osc} = 5.1 \ \mbox{MHz} \\ \end{array} $
3	CW_CCW	I	Rotation direction select input (This pin has a pull-down resistor.)High: Counterclockwise (U $\rightarrow$ W $\rightarrow$ V)Low, Open: Clockwise (U $\rightarrow$ V $\rightarrow$ W)
4	SEL_LAP	I	Overlapping commutation select pin (This pin has a pull-down resistor.) High : Overlapping commutation Low, Open : 120° commutation
5	U	0	U-phase output
6	V	0	V-phase output
7	W	0	W-phase output
8	IR		Connection pin for an output shunt resistor
9	PGND		Power ground pin
10	OC	I	Overcurrent detection input (This pin has a pull-down resistor.) All PWM output signals are stopped when $OC \ge 0.25 V$ (typ.).
11	COM	I	Connection pin for the center tap of the motor
12	SGND	_	Signal ground pin
13	FG_OUT	0	Rotation speed output pin (open-drain) This output is held low at startup and when an abnormality is detected. In sensorless mode, pulses are generated at 3 ppr according to the back-EMF. Note: 3 ppr = 3 pulses per electrical degree (With a four-pole motor, six pulses are generated per revolution.)
14	BRAKE	I	Short brake control pin (This pin has a pull-down resistor.) High : Short brake Low, Open : Normal operation
15	OSC_C	_	OSC_C: Connection pin for the oscillator capacitor
16	OSC_R		OSC_R: Connection pin for the oscillator resistor Example: Internal oscillating frequency ( $f_{OSC}$ ) $\simeq 5.1$ MHz (typ.) when OSC_C = 68 pF and OSC_R = 20 K $\Omega$ .
17	VSP	I	$ \begin{array}{ll} \mbox{Motor speed control input} & (This pin has a pull-down resistor.) \\ 0 \leq VSP \leq V_{AD} \ (L); \ 1 \ V \ (typ.) & : \ 0\% \ duty \ cycle \\ V_{AD} \ (L) \leq VSP \leq V_{AD} \ (H); \ 4 \ V \ (typ.) & : \ Sets \ the \ PWM \ duty \ cycle \ based \ on \ the \ analog \ input. \\ V_{AD} \ (H) \leq VSP \leq VREF & : \ 100\% \ duty \ cycle \ (127/128) \end{array} $
18	VST		$ \begin{array}{ll} \text{Duty cycle setting pin for DC excitation and forced commutation modes} \\ 0 \leq \text{VST} \leq \text{V}_{AD} \text{ (L); 1 V (typ.)} & : 0\% \text{ duty cycle} \\ \text{V}_{AD} \text{ (L)} \leq \text{VST} \leq \text{V}_{AD} \text{ (H); 4 V (typ.)} & : \text{Sets the PWM duty cycle based on the analog input.} \\ \text{V}_{AD} \text{ (H)} \leq \text{VST} \leq \text{VREF} & : 100\% \text{ duty cycle (127/128)} \end{array} $
19	TIP	_	Connection pin for a capacitor to set the DC excitation time
20	TRE		Connection pin for a capacitor to set the restart time upon abnormality detection
21	FST	I	$ \begin{array}{l} \mbox{Forced commutation frequency select input (This pin has a pull-down resistor.)} \\ \mbox{Forced commutation frequency (f_{ST}): cycles per second equivalent to an electrical degree} \\ \mbox{FST} = \mbox{High} = \mbox{f}_{ST} \simeq \mbox{f}_{0sc}/(6 \times 2^{17}) \\ \mbox{FST} = \mbox{Middle} = \mbox{f}_{ST} \simeq \mbox{f}_{0sc}/(6 \times 2^{18}) \\ \mbox{FST} = \mbox{Low, Open} = \mbox{f}_{ST} \simeq \mbox{f}_{0sc}/(6 \times 2^{19}) \\ \mbox{FST} = \mbox{Low, Open} = \mbox{f}_{ST} \simeq \mbox{f}_{0sc}/(6 \times 2^{19}) \\ \mbox{FST} = \mbox{Low, Open} = \mbox{f}_{ST} \simeq \mbox{f}_{0sc}/(6 \times 2^{19}) \\ \mbox{FST} = \mbox{Low, Open} = \mbox{f}_{ST} \simeq \mbox{f}_{0sc}/(6 \times 2^{19}) \\ \mbox{FST} = \mbox{Low, Open} = \mbox{f}_{ST} \simeq \mbox{f}_{0sc}/(6 \times 2^{19}) \\ \mbox{FST} = \mbox{Low, Open} = \mbox{f}_{ST} \simeq \mbox{f}_{0sc}/(6 \times 2^{19}) \\ \mbox{FST} = \mbox{Low, Open} = \mbox{f}_{ST} \simeq \mbox{f}_{0sc} = \mbox{f}_{0s$
22	LA	I	Lead angle select input (This pin has a pull-down resistor.) $LA = High \approx 30^{\circ}$ lead angle $LA = Middle \approx 15^{\circ}$ lead angle $LA = Low$ , Open $\approx 0^{\circ}$ lead angle
23	SLOP	I	Modulation scheme select input for phase signal state transitions (This pin has a pull-down resistor.) SLOP = High ≃ modulation SLOP = Middle ≃ test mode SLOP = Low, Open ≃ No modulation
24	VREF	_	Reference voltage output; VREF = 5 V (typ.)

## <u>TOSHIBA</u>

### **Functional Description**

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

Timing charts may be simplified for explanatory purposes.

### 1. Sensorless Drive Mode

Based on the analog voltage input at the VSP pin for a startup operation, the rotor is aligned to a known position in DC excitation mode. Then, the forced commutation signal is generated to start the motor rotation. As the motor rotates, the back-EMF occurs in each phase of the coil. When an input signal indicating the polarity of three phase voltage of the motor, including the back-EMF, is detected as a position signal, the motor driving signal is automatically switched from forced commutation signal to the normal commutation PWM signal that is based on the position signal input (back-EMF). Then, a BLDC motor starts running in sensorless commutation mode.

### 2. Startup Operation

At startup, no induced voltage is generated due to the stationary motor, and the rotor position cannot bedetected in sensorless mode. Therefore, the TB6633FNG rotor is first aligned to a known position in DC excitation mode for an appropriate period of time, and then the motor is started in forced commutation mode.


The DC excitation time is determined via the TIP pin. The forced commutation frequency is determined via the FST pin. The duty cycles for DC excitation and forced commutation modes are determined by the VST voltage. For sensorless mode, the PWM duty cycle is determined by the VSP value. A speed-control voltage should be applied to the VSP pin to start and stop the motor operation, and to control the motor speed. Since the time settings and startup torques (output duty cycle) for DC excitation and forced commutation vary depending on the motor type and load, they should be adjusted experimentally.

1) DC Excitation Mode


The DC excitation time is determined via the TIP pin. DC excitation time:  $T_2 = C_2 \times TIP$  pin voltage/TIP pin charge current  $C_2 = 0.1 \mu F$ ,  $T_2 = 0.1 \mu F \times 3 V$  (typ.)/3  $\mu A$  (typ.) = 0.1 s

#### 2) Forced Commutation Mode

The forced commutation frequency is determined via the FST pin. (The FST pin has a pull-down resistor.)



3) Timing Diagram of the Startup Operation (CW\_CCW = Low: Clockwise rotation)





OFF (High impedance)

### 3. Restart Operation

When any abnormality is detected, output signals are turned off (high impedance) during the operation restart time.

The following events are detected as abnormalities:

- 1. The forced commutation time exceeds eight electrical-degree period.
- 2. The ISD circuit is activated.
- 3. The TSD circuit is activated.
- 4. The rotation speed falls below the forced commutation frequency for sensorless mode.
- 5. The short brake mode is exited.
- 6. The input is switched at CW\_CCW pin for sensorless mode.
- 7. Maximum commutation frequency (FMAX)

$FST=High=FMAX=f_{osc}/(6 \times 2^{11})$	Example) FMAX=400Hz per electrical degree @ fosc = 5.1 MHz
$FST=Middle=FMAX=f_{osc}/(6 \times 2^{11})$	Example) FMAX=400Hz per electrical degree @ fosc = 5.1 MHz
$FST=Low=FMAX=f_{osc}/(6 \times 2^{12})$	Example) FMAX=200Hz per electrical degree @ $f_{osc} = 5.1 \text{ MHz}$


The restart time is determined via the TRE pin as follows:

Restart time: T1 = C3  $\times$  TRE pin voltage/TRE pin charge current

 $C_3$  = 0.1  $\mu F,\,T_1$  = 0.1  $\mu F \times 3$  V (typ.)/3  $\mu A$  (typ.) = 0.1 s (typ.)

For example, when the motor does not rotate due to motor locking or when a mode transition from forced commutation mode to sensorless mode does not properly occur, the TB6633FNG begins cycling into the following operation:

Operation start when VSP >1 V (typ.)  $\rightarrow$  DC excitation time  $\rightarrow$  Forced commutation time of eight electrical-degree period  $\rightarrow$  Restart time  $\rightarrow$  DC excitation time ...




### 4. PWM Frequency

The PWM frequency is determined by the logic level of the FPWM pin (which has a pull-down resistor).

 $\label{eq:FPWM:High} \begin{array}{ll} \vdots \ f_{PWM} = f_{osc}/128 \\ FPWM: \ Low, \ Open \ \vdots \ f_{PWM} = f_{osc}/256 \end{array}$ 

The PWM frequency must be sufficiently high relative to the electrical frequency of the motor and within the range permitted by the switching characteristics of the driver circuit. The PWM signal switches on and off the high-side transistors.




### 5. Motor Speed Control Pins (VSP and VST)

The startup sequence is executed when the VSP voltage reaches 1 V (typ.); while the motor operation is reset when the VSP voltage falls below 1 V (typ.).

Analog voltages applied to the VSP and VST pins are converted by a 7-bit AD converter and used to control the duty cycle of the PWM.


 $\begin{array}{l} 0 \leq (VSP,\,VST) \leq VAD \; (L) \rightarrow Duty = 0\% \\ V_{AD} \; (L) \leq (VSP,\,VST) \leq V_{AD} \; (H) \rightarrow Figure \; on \; the \; under \; (1/128 \; to \; 127/128) \\ V_{AD} \; (H) \leq (VSP,\,VST) \leq VREF \rightarrow Duty = 100\% \; (127/128) \end{array}$ 



### 6. Motor Position Detection Error

The position detection is performed synchronizing with the PWM signal generated in the IC. Thus, a position detection error related to the PWM signal frequency is induced. Care should be taken when the TB6633FNG is used in high-speed motor application.

The detection is performed on the falling edge of the PWM signal. An error is recognized when the terminal voltage exceeds the reference voltage.



### 7. Commutation Control

In forced commutation mode at startup, the TB6633FNG is configured for 120° commutation with a lead angle of 0°, and with no duty cycle modulation upon state transitions of phase signals. Then, when the motor operation enters sensorless mode, its commutation waveform automatically changes to the one specified by the LA, SEL\_LAP and SLOP pins.

The relationships between the logic level of the LA pin and the commutation lead angle are as follows:

LA = High: 30° lead angle

 $LA = Middle: 15^{\circ} lead angle$ 

LA = Low: 0° lead angle

When SEL\_LAP = Low, the TB6633FNG runs in 120° commutation mode; when SEL\_LAP = High, it runs in overlapping commutation mode.

In overlapping commutation mode, there occurs an overlapping period due to the lengthened commutation time between the zero cross point and the 120° commutation timing upon state transitions of phase signals. This period varies depending on the lead angle setting.

At the same time, the logic level of the SLOP pin specifies the number of steps that are taken for changing the PWM duty cycle as determined by the VSP pin upon state transitions of phase signals.


SLOP = High: Duty cycle change upon state transitions of phase signals.

SLOP = Middle:Test mode

SLOP = Low: Duty cycle does not change upon state transitions of phase signals.

SLOP Pin	SEL_LAP	LA Pin	Modulation	Commutation	Lead Angle	Timing
	Pin		period for	Angle		Waveform
			phase signal			No.
			state			
			transitions			
Н	Η	Н	No modulation	120°	30°	6
		Μ		135°	15°	5
		L	Modulation	150°	0°	7
	$\mathbf{L}$	Н	No modulation	120°	30°	3
		Μ			15°	2
		L			0°	1
М			Те	st mode		
L	Н	Н	No modulation	120°	30°	6
		Μ		135°	15°	5
		L		150°	0°	4
	L	Н		120°	30°	3
		Μ			15°	2
		L			0°	1


1) Timing diagrams of commutation waveforms (CW\_CCW = Low: Clockwise rotation)




OFF (high-impedance) period


2) Modulated waveforms upon state transitions of phase signals

Modulation upon phase signal state transitions (150° commutation)SLOP=H,SEL\_LAP=H,LA=L)



Timing diagrams of commutation waveforms (CW\_CCW = Low: Clockwise rotation)





### 8. Current Limiter

The current limiter circuit limits the current by turning the high-side transistors off. These transistors are turned back on again when the PWM signal is turned on.


The output current is monitored as a voltage across  $R_1$ . If it exceeds the rated  $V_{OC1}$  voltage (0.25 V typ.), the current limiter is activated.

The current value that trips the overcurrent protection circuit is calculated as:

 $I_{OUT}$  = Overcurrent detection voltage V\_OC/Resistor value  $R_1$ 

Though a masking time of 1.6  $\mu s$  (typ.) is provided,  $R_2$  and  $C_2$  used as an RC filter should be adjusted properly to prevent the malfunction of the current limiter circuit due to the PWM switching noise.

Example) When  $R_1 = 0.3 \Omega$ ,  $I_{OUT}$  (typ.) = 0.25 V (typ.)/0.3  $\Omega \simeq 0.83 A$ 




### 9. Overcurrent Protection (ISD) Circuit

The TB6588FG incorporates the overcurrent protection circuit that monitors the current flowing through six output power transistors.

If a current of between 1.0 A and 3.0.A is sensed for 12.8  $\mu s$  (typ.) or longer at any one of six transistors, all output transistors are turned off (Hi-Z).

They are re-enabled after the restart time that is determined by the TRE pin has elapsed.


And if it exceeds the rated  $V_{OC2}$  voltage (0.75V typ.), all output transistors are turned off (Hi-Z).



Note: The ISD circuit is activated if the absolute maximum current rating is violated. Note that the circuit is provided as an auxiliary only and does not necessarily provide the IC with a perfect protection from damages due to overcurrent caused by power fault, ground fault, load-short and the like.


### 10. Short Brake Operation

Setting the BRAKE pin High drives all the outputs (U, V and W) Low and the TB6633FNG enters short brake mode. This allows the motor to be quickly stopped. The outputs are re-enabled when the restart time that is specified by the TRE pin has elapsed after the High-to-Low transition of the BRAKE.



### 11. Thermal Shutdown (TSD) Circuit


The TB6633FNG incorporates a thermal shutdown circuit. When the junction temperature  $(T_j)$  exceeds 165°C (typ.), the output transistors are turned off (Hi-Z). The output transistors are turned on after the restart time that is specified by the TRE pin has elapsed. The IC has 15°C of temperature hysteresis.



Note: The TSD circuit is activated if the absolute maximum junction temperature rating  $(T_j)$  of 150°C is violated. Note that the circuit is provided as an auxiliary only and does not necessarily provide the IC with a perfect protection from any kind of damages.

### 12. Undervoltage Lockout Circuit

The TB6633FNG includes an undervoltage lockout circuit, which turns the control logic off to put the output transistors in the high-impedance state when VM or VREF decreases to 3.5 V (typ.) or lower. The output transistors are automatically turned on when VM or VREF increases past the lockout threshold, which is raised to 4 V by a hysteresis of 0.5 V.



### I/O Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

Pin No.	I/O Signal	I/O Internal Circuit
FPWM(2) SEL_LAP(4)	Input H: 2 V (min) L: 0.8 V (max)	FPWM SEL_LAP
CW_CCW(3) BRAKE(14)	Input H: 2 V (min) L: 0.8 V (max)	CW_CCW BRAKE
FST (21) LA(22) SLOP(23)	Input H: 4 V (min) M:2V (min) 3V (max) L: 0.8 V (max)	FST LA SLOP T T T T T T T T T T
VST(18)	Duty cycle setting pin for DC excitation and forced commutation modes $0 \le VST \le V_{AD}$ (L); 1 V (typ.) 0% duty cycle $V_{AD}$ (L) $\le VST \le V_{AD}$ (H); 4 V (typ.) Sets the PWM duty cycle based on the analog voltage input. $V_{AD}$ (H) $\le VST \le VREF$ 100% duty cycle (127/128)	VREF VST OF
VSP(17)	Motor speed control input $0 \le VSP \le V_{AD}$ (L); 1 V (typ.) 0% duty cycle $V_{AD}$ (L) $\le VSP \le V_{AD}$ (H); 4 V (typ.) Sets the PWM duty cycle based on the analog voltage input. $V_{AD}$ (H) $\le VSP \le VREF$ 100% duty cycle (127/128)	VREF VSP OF USP OF

## <u>TOSHIBA</u>

Pin No.	I/O Signal	I/O Internal Circuit
VREF(24)	Reference voltage output VREF = 5 V (typ.)	VM VM VM VREF
FG_OUT(13)	Rotation speed output pin Open-drain output An externally attached pull-up resistor enalbes the High output.	FG_OUT
TIP(19) TRE(20)	TIP:Connection pin for a capacitor to set the DC excitation time TRE:Connection pin for a capacitor to set the restart time upon abnormality detection $C = 0.1 \mu F,$ $0.1 \ \mu F \times 3 \ V \ (typ.)/3 \ \mu A \ (typ.)$ $= 0.1 \ s \ (typ.)$	VREF VREF
OSC/C(15) OSC/R(16)	Connection pin for the oscillator $(f_{osc}) \simeq 5.1 \text{ MHz} (typ.)$ when OSC_C = 68 pF and OSC_R = 20 K $\Omega$ .	VREF VREF VREF VREF OSC/R VREF OSC/C

Pin No.	I/O Signal	I/O Internal Circuit
VM(1) U (5) V(6) W(7) IR(8) COM(11)	U,V,W-phase output VM:Motor power supply pin COM:Connection pin for the center tap of the motor IR:Connection pin for an output shunt resistor	VM V V V V V V V V V V V V V V V V V V
OC(10)	Overcurrent detection input All PWM output signals are stopped when OC $\ge$ 0.25 V (typ.).	$10k \Omega (typ.)$ $0C$ $100 k\Omega (typ.)$ $0.25V(typ.)$

### Absolute Maximum Ratings (Note) (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Power supply voltage	VM	25	V
Input voltage	V <sub>IN1</sub> (Note 1)	-0.3 to 6.0	V
input voltage	V <sub>IN2</sub> (Note 2)	-0.3 to 25	V
Output voltage	V <sub>OUT1</sub> (Note 3)	25	V
Culput Voltage	V <sub>OUT2</sub> (Note 4)	6.0	V
	I <sub>OUT1</sub> (Note 5)	1 (Note 8)	А
Output current	VIN2 (Note 2)           VOUT1 (Note 3)           VOUT2 (Note 4)           IOUT1 (Note 5)           IOUT2 (Note 6)           IOUT3 (Note 7)	5	mA
	I <sub>OUT3</sub> (Note 7)	A         25         V           Note 1)         -0.3 to 6.0         V           Note 2)         -0.3 to 25         V           Note 3)         25         V           Note 4)         6.0         V           Note 5)         1 (Note 8)         A           Note 6)         5         mA           Note 7)         5         mA           por         -40 to 85         °C	mA
Power dissipation	PD	0.78 (Note 9)	W
Operating temperature	T <sub>opr</sub>	-40 to 85	°C
Storage temperature	T <sub>stg</sub>	-55 to 150	°C


Note: The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings. Exceeding the rating (s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. Please use the TB6633FNG within the specified operating ranges.

- Note 1: V<sub>IN1</sub> is applicable to the voltage at the following pins: FPWM, VSP, CW\_CCW, LA, OC, SEL\_LAP, FST, BRAKE and SLOP
- Note 2:  $V_{IN2}$  is applicable to the voltage at the COM pin.
- Note 3:  $V_{OUT1}$  is applicable to the voltage at the following pins: U, V and W
- Note 4: V<sub>OUT2</sub> is applicable to the voltage at the FG\_OUT pin.
- Note 5: IOUT1 is applicable to the current at the following pins: U, V and W
- Note 6: I<sub>OUT2</sub> is applicable to the current at the FG\_OUT pin.
- Note 7: IOUT3 is applicable to the current at the VREF pin.
- Note 8: Output current may be limited by the ambient temperature or the device implementation. The maximum junction temperature should not exceed  $T_{jmax} = 150^{\circ}C$
- Note 9: Measured for the IC only. (Ta =  $25^{\circ}$ C)

### **Operating Ranges**

Characteristics	Symbol	Min	Тур.	Max	Unit
Power supply voltage 1	VM <sub>opr1</sub>	5.5	12	22	V
Power supply voltage 2	VM <sub>opr2</sub>	4.5	5	5.5	V

### **Package Power Dissipation**



#### Electrical Characteristics (Ta =25°C, VM = 12 V, unless otherwise specified)

Characteristics	Symbol	Test Conditions	Min	Тур.	Max	Unit
Static power supply current at VM	IM	VSP = VST=0V, IR=TIP =COM=GND, The OSC_C = 68 pF, OSC_R = 20kΩ	_	3.5	6	mA
Dynamic power supply current at VM	I <sub>M (opr)</sub>	VSP =VST= 2.5 V, IR=TIP =COM=GND, The OSC_C = 68 pF, OSC_R = 20kΩ	_	4	7	mA
	I <sub>IN1</sub> (H)	V <sub>IN</sub> = 5 V FPWM, CW_CCW, SEL_LAP, BRAKE, FST, SLOP, LA	_	50	75	
Input current	I <sub>IN1</sub> (L)	V <sub>IN</sub> = 0 V, FPWM, CW_CCW, SEL_LAP, BRAKE, FST, SLOP, LA	-1	0		μΑ
	I <sub>IN2</sub> (H)	V <sub>IN</sub> = 5 V, VSP		50	75	
	I <sub>IN2</sub> (L)	V <sub>IN</sub> = 0 V, VSP	-1	0	—	
	V <sub>IN1</sub> (H)		2.0		5.5	
	V <sub>IN1</sub> (L)	FPWM, CW_CCW, SEL_LAP, BRAKE	GND	—	0.8	
Input voltage	V <sub>IN2</sub> (H)		4		VREF+ 0.3	V
	V <sub>IN2</sub> (M)	FST, SLOP, LA	2		3	
	V <sub>IN2</sub> (L)		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			
Input voltage hysteresis	Vhys	FPWM, CW_CCW, SEL_LAP, BRAKE		0.45	—	V
Charge current at the TIP and TRE pins	lch	OSC_R = 20 kΩ	2.4	3	3.6	μΑ
Capacitor charge time at the TIP and TRE pins	Tipre	TIP = 1 $\mu$ F, TRE=1 $\mu$ F, OSC_R = 20 k $\Omega$	_	1		S
Detection voltage at the TIP and TRE pins	V <sub>DET</sub>	_	2.8	3	3.2	V
COM input current	ICOM	COM=6V,VSP=VST=2.5V	-1	0	1	μA
Low-level FG_OUT output voltage	V <sub>FG_OUT</sub>	I <sub>FG_OUT</sub> = 5 mA	GND	_	0.5	V
FG_OUT leakage current	I <sub>LFG_OUT</sub>	$V_{FG_OUT} = 5.5 V$	—	0	10	μA
Output ON-resistance at the U, V and W pins	R <sub>ON1</sub> (H)	I <sub>OUT</sub> = 0.6 A	_	0.4	0.65	Ω
o, v and w pins	R <sub>ON1</sub> (L)	$I_{OUT} = -0.6 \text{ A}$	—	0.4	0.65	


Characteristics	Symbol	Test Conditions	Min	Тур.	Max	Unit
	R <sub>ON2</sub> (H)	I <sub>OUT</sub> = 1.0 A	_	0.4	0.65	
	R <sub>ON2</sub> (L)	$I_{OUT} = -1.0 \text{ A}$	—	0.4	0.65	
	R <sub>ON3</sub> (H)	I <sub>OUT</sub> = 0.6 A VM=4.5V	—	0.45	0.75	
	R <sub>ON3</sub> (L)	$I_{OUT} = -0.6 \text{ A VM} = 4.5 \text{V}$	—	0.45	0.75	
	R <sub>ON4</sub> (H)	I <sub>OUT</sub> = 1.0 A VM=4.5V	—	0.45	0.75	
	R <sub>ON4</sub> (L)	$I_{OUT} = -1.0 \text{ A VM} = 4.5 \text{V}$	—	0.45	0.75	
Output leakage current at the	I <sub>L</sub> (H)	$V_{OUT} = 0 V$	—	0	10	μA
U, V and W pins	IL (L)	$V_{OUT} = 25 V$	—	0	10	μΑ
Output diodes' forward voltage	V <sub>F</sub> (H)	I <sub>OUT</sub> = 1.0 A	—	1.0	1.4	v
at the U, V and W pins	V <sub>F</sub> (L)	I <sub>OUT</sub> = -1.0 A	—	1.0	1.4	v
VSP reset input voltage	V <sub>VSPR</sub>	—	0.9	1.0	1.1	V
PWM input voltage	V <sub>AD</sub> (L)	VSP=VST, FPWM = L	0.9	1.0	1.1	v
P www input voltage	V <sub>AD</sub> (H)	OSC_C =68pF, OSC_R = 20 kΩ	3.6	4.0	4.2	V
OC pin voltage for current detection	V <sub>OC1</sub>	_	0.225	0.25	0.275	V
OC pin voltage threshold for overcurrent detection	V <sub>OC2</sub>	_	0.675	0.75	0.825	V
	F <sub>C1</sub> (H)	FPWM = H OSC_C = 68 pF, OSC_R = 20 kΩ	36	40	44	kl !=
PWM frequency	F <sub>C1</sub> (L)	FPWM = L OSC_C = 68 pF, OSC_R = 20 kΩ	18	20	22	kHz
OSC frequency	OSC	$OSC_C = 68 \text{ pF}, OSC_R = 20 \text{ k}\Omega$	4.55	5.1	5.65	MHz
ISD trip threshold	I <sub>ISD</sub>	—	_	2	_	А
Thermel chutdown	TSD	—	_	165	_	°C
Thermal shutdown	TSDhys	Thermal shutdown hysteresis	_	15	_	
UVLO trip threshold voltage at the VM pin	VM <sub>LVD</sub>	_		3.5		V
UVLO recovery voltage at the VM pin	VMLVDR	_	_	4.0	_	V
UVLO trip threshold voltage at the VREF pin	V <sub>RELVD</sub>	_	_	3.5	_	V
UVLO recovery voltage at the VREF pin	V <sub>RERLVD</sub>	_	_	4.0	_	V
VREF output voltage1	VREF1	IVREF = -5 mA	4.5	5	5.5	V
VREF output voltage2	VREF2	IVREF = -5 mA VM=4.5V	4.0	4.3	4.5	V

## **Application Circuit Example**

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.


The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage.

Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.



## TB6633FNG

### Package Dimensions



### **Notes on Contents**

#### 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

#### 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

#### 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

#### 4. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass production design stage. Toshiba does not grant any license to any industrial property rights by providing these examples of application circuits.

#### 5. Test Circuits

Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment.

### **IC Usage Considerations**

#### Notes on handling of ICs

- The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings. Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- (2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- (3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition. Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
- (4) Do not insert devices in the wrong orientation or incorrectly.
  Make sure that the positive and negative terminals of power supplies are connected properly.
  Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
  In addition, do not use any device that is applied the current with inserting in the wrong orientation.

In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.

(5) Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.

If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

#### Points to remember on handling of ICs

(1) Over current Protection Circuit

Over current protection circuits (referred to as current limiter circuits) do not necessarily protect ICs under all circumstances. If the Over current protection circuits operate against the over current, clear the over current status immediately.

Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate properly or IC breakdown before operation. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.

(2) Thermal Shutdown Circuit

Thermal shutdown circuits do not necessarily protect ICs under all circumstances. If the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately. Depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or IC breakdown before operation.

(3) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature  $(T_j)$  at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into considerate the effect of IC heat radiation with peripheral components.

(4) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before creating and producing designs and using, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application that Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- GaAs (Gallium Arsenide) is used in Product. GaAs is harmful to humans if consumed or absorbed, whether in the form of dust or vapor. Handle with care and do not break, cut, crush, grind, dissolve chemically or otherwise expose GaAs in Product.
- Product may include products using GaAs (Gallium Arsenide). GaAs is harmful to humans if consumed or absorbed, whether in the form of dust or vapor. Handle with care and do not break, cut, crush, grind, dissolve chemically or otherwise expose GaAs in Product.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Product is subject to foreign exchange and foreign trade control laws.
- · Product may include products subject to foreign exchange and foreign trade control laws.
- The technical information described in this document is subject to foreign exchange and foreign trade control laws.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.